

SIMDization with MIPP

My Intrinsics ++

Denis Barthou Inria Storm team, Bordeaux





MIPP: a Portable C++ SIMD Wrapper

SIMD C++ wrapper

- Maximizes code portability: Intel SSE, AVX, AVX2, AVX512, Neon, SVE (ongoing) and Risc-V (ongoing)
- Improves expressiveness over intrinsics
- Programming model close to machine Whenever possible, one statement = one intrinsic
- One variable = one register allocation
- Open-source: https://github.com/aff3ct/MIPP
- Typed registers, polymorphic operations
- Typing through object encapsulation and operator overloading

Addition of two vectors in MIPP

```
template <typename T>
 1
 2
   void vecAdd(const std::vector<T> &A,
 3
                const std::vector<T> &B,
 4
                      std::vector<T> &C)
 5
   {
 6
     // N elements per SIMD register
 7
     constexpr int N = mipp::N<T>();
 8
 9
     // sizes verifications
10
     assert(A.size() == B.size());
11
     assert(A.size() == C.size());
12
     assert((A.size() % N) == 0);
13
     for(auto i = 0; i < A.size(); i += N)</pre>
14
15
     ſ
16
       mipp::Reg<T> rA = &A[i]; // SIMD load
       mipp::Reg<T> rB = &B[i]; // SIMD load
17
18
19
       mipp::Reg<T> rC = rA + rB; // SIMD addition
20
21
       rC.store(&C[i]); // SIMD store
22
     7
23 }
```

MIPP: a Portable C++ SIMD Wrapper

Three main strategies:

- Operator overloading
- Expression templates
- DSL and compiler

General Information		Instruction Set				Data Type					Features		
Name		SSE	AVX	AVX-512	NEON	Float		Integer				Math	C++
		128-bit	256-bit	512-bit	128-bit	64	32	64	32	16	8	Func.	Technique
Library	MIPP	 ✓ 	 Image: A set of the set of the	✓	 Image: A set of the set of the	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	1	1	 Image: A start of the start of		Op. overload.
	VCL		1	1	×		 ✓ 	 Image: A second s	1	1			Op. overload.
	simdpp		 Image: A set of the set of the	1					1	1		×	Expr. templ.
	T-SIMD	1	 Image: A set of the set of the	×	 Image: A set of the set of the	X		×	1	1		×	Op. overload.
	Vc		 Image: A set of the set of the	×	×		 Image: A set of the set of the	 Image: A set of the set of the	1	1	×		Op. overload.
	xsimd	1	 Image: A set of the set of the	×	×			 Image: A set of the set of the	1	×	X		Op. overload.
	Boost.SIMD	1	×	×	×				1	1			Expr. templ.
	bSIMD	 ✓ 	 Image: A set of the set of the	√	 Image: A set of the set of the		 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	√	1		Expr. templ.

MIPP: Instruction abstraction

0.1

0.1

0.1

0.1

0

40

-3

60

80

...

ZMM3



Picture from colfaxresearch.com

```
> ZMM1 = {
  mipp::Reg<
                   float
                                        40, -30,
                                                    60.
                                                           80}:
1
2
  mipp::Reg<
                   float > ZMM2 = 0.1; // broadcast
 mipp::Msk<mipp::N<float>()> k1 = {false, true, false, false};
3
4
5
 // ZMM3 = k1 ? ZMM1 * ZMM2 : ZMM1;
6
 auto ZMM3 = mipp::mask<float, mipp::mul>(k1, ZMM1, ZMM1, ZMM2);
7
8 std::cout << ZMM3 << std::endl; // [
                                                    60,
                                                           801
                                        40,
                                              -3.
```

MIPP: Portable performance

Polar code decoding (ECC)

```
template <typename T>
mipp:::Reg<T> f_SIMD(const mipp::Reg<T> &la,
                       const mipp::Reg<T> &lb)
  auto abs_la = mipp::abs(la);
  auto abs_lb = mipp::abs(lb);
  auto min_abs = mipp::min(abs_la, abs_lb);
                = mipp::sign(la ^ lb);
  auto sign
  // \text{neg}(\text{Reg}, \text{Msk}) = \text{Msk} ? - \text{Reg} : \text{Reg};
  return mipp::neg(min_abs, sign);
template \langle typename T, int N = mipp :: N \langle T \rangle () \rangle
mipp::Reg<T> g_SIMD(const mipp::Reg<T> &la,
                       const mipp::Reg<T> &lb,
                       const mipp::Msk<N> &sa)
  return mipp::neg(la, sa) + lb;
template <int N>
mipp:::Msk<N> h_SIMD(const mipp::Msk<N>& sa,
                       const mipp::Msk<N>& sb)
  return sa ^ sb;
```

- Same code for various data types (double, float, int16_t, int8_t)
- Decodes frame per frame (SIMD intra-frame strategy)

	NEON	SSE	AVX
SIMD size	16	16	32
Seq. T/P (Mb/s)	48.0	120.1	127.1
MIPP T/P (Mb/s)	148.7	528.3	483.0
Speedup	×3.1	×4.4	×3.8

MIPP: Portable performance

Quantizer for numerical com. (SDR)

```
void Quantizer(const std::vector<float > &Y,
                         std::vector<int8_t> &Ysv,
                   const unsigned s, const unsigned v) {
      constexpr auto N = mipp::N<float>();
      const auto pow2 = mipp::Reg<float >(1 << v);</pre>
      const float qMax = (1 \ll (s-2)) + (1 \ll (s-2)) -1;
      const float qMin = -qMax;
      for (auto y = 0; y < Y.size(); y += 4 * N) {
        // implicit loads and q = 2^v * y + - 0.5
        auto q32_0 = mipp::round(pow2 * &Y[y + 0*N]);
        auto q32_1 = mipp::round(pow2 * &Y[y + 1*N]);
        auto q32_2 = mipp::round(pow2 * &Y[y + 2*N]);
        auto q32_3 = mipp::round(pow2 * &Y[y + 3*N]);
        // convert float to int32_t
        auto q32i_0 = mipp::cvt<int32_t>(q32_0);
        auto q32i_1 = mipp::cvt<int32_t>(q32_1);
        auto q32i_2 = mipp::cvt<int32_t>(q32_2);
        auto q32i_3 = mipp::cvt<int32_t>(q32_3);
        // pack four int32_t in two int16_t
        auto q16i_0 = mipp::pack < int32_t, int16_t > (q32i_0, d)
                                                    q32i_1);
        auto q16i_1 = mipp::pack<int32_t, int16_t>(q32i_2,
                                                   q32i_3);
        // pack two int16_t in one int8_t
        auto q8i = mipp::pack<int16_t,int8_t>(q16i_0, q16i_1);
        // saturation (psi function)
        auto q8is = mipp::sat(q8i, qMin, qMax);
        q8is.store(&Ysv[y]);
```

- Converts 32-bit floating-point numbers into 8-bit integers
- Auto-vectorization is very bad when data conversions are involved
- MIPP provides round, cvt and pack functions

	NEON	SSE	AVX
SIMD size	4-16	4-16	8-32
Seq. T/P (Mb/s)	65.3	227.0	218.2
MIPP T/P (Mb/s)	300.6	3541.4	5628.3
Speedup	×4.6	×15.6	×25.8

MIPP: Portable performance

LDPC code decoding (ECC)

```
template <typename T>
void DecBP(const std::vector<std::vector<unsigned>>> &H
                 std::vector<mipp::Reg <T</pre>
                                                   >> &vn
                 std::vector<mipp::Reg <T</pre>
                                                   >> &M,
                 std::vector<mipp::Reg <T</pre>
                                                   >> &C
           const unsigned
                                                      nIte) {
  const auto max = std::numeric_limits<T>::max();
  const auto zero = mipp::Reg<T>(0);
  for (auto i = 0; i < nIte; i++) {
    auto mRead = 0, mWrite = 0;
    for (auto c = 0; c < H.size(); c++) {
      constexpr auto N = mipp::N<T>();
      auto sign = mipp:::Msk<N>(false);
      auto min1 = mipp::Reg<T>(max);
      auto min2 = mipp::Reg<T>(max);
      for (auto v = 0; v < H[c].size(); v++) {
        C[v] = VN[H[c][v]] - M[mRead++];
        auto cabs = mipp::abs(C[v]);
        auto ctmp = min1;
        sign \widehat{} = mipp::sign(C[v]);
        min1 = mipp::min(min1)
                                            cabs
        min2 = mipp::min(min2, mipp::max(cabs, ctmp));
      auto cst1 = mipp::blend(zero, min2, zero > min2);
      auto cst2 = mipp::blend(zero, min1, zero > min1);
      for (auto v = 0; v < H[c].size(); v++) {
        auto cval = C[v];
        auto cabs = mipp::abs(cval);
        auto cres = mipp::blend(cst1, cst2, cabs == min1);
        auto csig = sign ^ mipp::sign(cval);
             cres = mipp::copysign(cres, csig);
        M[mWrite++] = cres;
        VN[H[c][v]] = C[v] + cres;
} } } }
```

- Same code for various data types (double, float, int32_t, int16_t)
- Decodes multiple frames (N) in parallel (SIMD inter-frame strategy)

	NEON	SSE	AVX
SIMD size	8	8	16
Seq. T/P (Mb/s)	0.9	3.4	3.5
MIPP T/P (Mb/s)	8.3	30.3	53.2
Speedup	×9.7	×8.8	×15.2

Comparison with other wrappers



Performance comparison on Mandelbrot, 32bit [WPMVP18]

SIMDization is not enough

- SIMDization is an source instruction level optimization, still need intra-tile optimization
- Old problem, register allocation & scheduling/ unrolling
- OoO should dim impact of these optimizations

```
TYPE *B=\&vB[0];
25
26
       TYPE *C=&vC[0];
27
       TYPE *A = \&vA[0]:
28
       for (int i=0;i<BLOCKI;i+=1) {</pre>
29
           for (int j=0;j<BL0CKJ;j+=1*nv) {</pre>
              mipp::Reg<TYPE> c00;
30
31
              c00.load(&C[(i+0)*BL0CKJ + j + (0)*nv]);
32
              for (int k=0;k<BLOCKK;k+=1) {</pre>
                 mipp::Reg<TYPE> a00;
33
                 a00 = mipp::set1 < TYPE > (A[(i+0)*BLOCKK+k+0]);
34
                 mipp::Reg<TYPE> b00;
35
                 b00.load(&B[(k+0)*BLOCKJ + j + (0)*nv]);
36
                 c00 =mipp::fmadd(a00, b00,c00);
37
              }
38
              c00.store(&C[(i+0)*BL0CKJ + j + (0)*nv]);
39
40
           }
       }
41
```

One block of GEMM, with MIPP

SIMDization is not enough

- SIMDization is an source instruction level optimization, still need intra-tile optimization
- Old problem, register allocation & scheduling, unrolling
- OoO should dim impact of these optimizations

Still large factor of performance can be obtained

- Exploration for code generation
- Try unroll



Blue: unrolling should fit in registers. Red: should not but does. Grey: spill Intel CascadeLake, AVX512, Clang15

Work in progress

Precision evaluation and tradeoff precision/performance

- Change SIMD instruction selection, consider approximate computations
- ARM SVE backend
- Explore codes with different precisions, depending on the computation phases
 - Creates heterogeneity in the computation
 - Changes energy consumption





Questions ?